U.S. Application No. 09/347,409

Attorney Docket No.: Q55026

AMENDMENTS TO THE CLAIMS

This listing of claims will replace all prior versions and listings of claims in the

Application:

LISTING OF CLAIMS:

1. (Canceled)

2. (Currently Amended) A method of calculating, by the use of a computer, a

numerical value V<sub>A</sub> representative of a circuit property of a logic level circuit, from a numerical

value V<sub>B</sub>, which shows a block property of a logic block included in the logic level circuit, the

method comprising:

(a) calculating the value V<sub>B</sub> from a plurality of numerical values V<sub>C</sub>, each value V<sub>C</sub> of the

plurality of numerical values V<sub>C</sub> representing a transistor property of a transistor included in the

logic block; and,

(b) calculating the value  $V_A$  from the value  $V_B$ , and outputting the value  $V_A$  as a value

representative of a circuit property of said logic level circuit,

wherein, in the step (a), the plurality of values V<sub>C</sub> comprises only a first group of V<sub>C</sub>.

values of a transistors connected directly to an input pin of the logic block and a second group of

V<sub>C</sub> values of a transistors connected directly to an output pin of the logic block.

3

U.S. Application No. 09/347,409

Attorney Docket No.: Q55026

3. (Currently Amended) A method of calculating, by the use of a computer, a delay time of a signal passing through a logic level circuit which consists of a plurality of logic blocks from pin-to-pin delay time, which is delay time of a signal passing between an input pin and an output pin of a logic block, and block-to-block delay time, which is delay time of a signal passing between two logic blocks connected to each other, comprising:

(a) calculating the pin-to-pin delay time, based on a value  $\Psi_{\mathbb{C}}$ -of a transistor property of a transistor included in the logic block, and the block-to-block delay time without calculating in aging caused by hot carrier effect;

(b) calculating variations of signal delay times caused by aging, based on the value  $V_C$  values comprising exclusively of a transistor property of a transistor connected directly to the input pin and the value  $V_C$ -a transistor property of a transistor connected directly to the output pin; and,

(c) modifying the pin-to-pin delay time and the block-to-block delay time calculated in step (a) by the variations calculated in step (b), and outputting said modified values for use as values representative of circuit properties of said logic level circuit.

4. (Currently Amended) A method of calculating, by the use of a computer, pin-to-pin delay time T<sub>iopath\_aged</sub>, which is delay time of a signal passing between an input pin and an output pin of a logic block, and block-to-block delay time T<sub>connect\_aged</sub>, which is delay time of a signal passing between said two logic blocks connected to each other, comprising:

()

U.S. Application No. 09/347,409 Attorney Docket No.: Q55026

(a) calculating an amount of stress  $S_{in}$  cast by the input pin and an amount of stress  $S_{out}$  cast by the output pin according to the following expression:

$$S = \alpha \left(\frac{C}{W}\right)^{\beta}$$

where a load capacitance is represented by C [pF], constants depending on change of inputted waveform are represented by  $\alpha$  and  $\beta$ , and width of channel of the transistor connected to the pin is represented by W [ $\mu$ m];

(b) calculating an aged delay time of the input pin δin [%] and an aged delay time δout[%] according to the following expression:

$$\delta = \gamma \left( \frac{\tau S f}{\varepsilon_1 e^{\kappa T}} \right)^{\frac{1}{\varepsilon_1}}$$

where a constant depending on physical structure of the pin is represented by  $\gamma$ , the term of guarantee of the LSI is represented by  $\tau$  [hour], constants depending on process are represented by  $\epsilon 1$ ,  $\epsilon 2$  and  $\kappa$ , working frequency is represented by f [Hz], and absolute temperature is represented by T [K];



U.S. Application No. 09/347,409 Attorney Docket No.: Q55026

(c) calculating and outputting for use as values representative of circuit properties of said logic level circuit the pin-to-pin delay time  $T_{\text{iopath\_aged}}$  and the block-to-block delay time  $T_{\text{connect}}$  aged according to the following expressions:

$$\begin{split} T_{iopath\_aged} &= T_{iopath\_fresh} \big( 1 + \lambda_{in} \delta_{in} + \lambda_{out} \delta_{out} \big) \\ T_{connect\_aged} &= T_{connect\_fresh} \big( 1 + \lambda_{out} \delta_{out} \big) \end{split}$$

where pin-to-pin delay time and block-to-block delay time calculated ignoring aging caused by hot carrier effect are represented by  $T_{iopath\_fresh}$  [ps] and  $T_{connected\_fresh}$  [ps], and ratios of delay times <u>degradations</u> occurred at the input stage and the output stage to whole delay time occurred from the input pin to the output pin are represented by  $\lambda$ in and  $\lambda$ out.

- 5. (Previously Presented) A method of calculating, by the use of a computer, a delay time occurred to a signal passing through a logic level circuit that consists of a plurality of logic blocks, comprising:
- (a) calculating delay times of all said logic blocks according to the method as in claim 3; and,
- (b) calculating and outputting for use as a value representative of a circuit property of said logic level circuit the delay time of the logic level circuit from the result of step (a).

U.S. Application No. 09/347,409

Attorney Docket No.: Q55026

6. (Previously Presented) A method of calculating, by the use of a computer, a

delay time occurred to a signal passing through a logic level circuit that consists of a plurality of

logic blocks, comprising:

(a) calculating delay times of all said logic blocks according to the method as in claim 4;

and,

(b) calculating and outputting for use as a value representative of a circuit property of

said logic level circuit the delay time of the logic level circuit from the result of step (a).

7. (Canceled)

8. (Currently Amended) A computer-readable medium incorporating a program of

instructions for calculating a numerical value V<sub>A</sub>, which shows a property of a logic level circuit,

from a numerical value V<sub>B</sub>, which shows a property of a logic block constituting the logic level

circuit, the program making a computer execute the following processes:

(a) calculating the V<sub>B</sub> value from a plurality of numerical values V<sub>C</sub>, each V<sub>C</sub> value

showing a property of a transistor constituting part of the logic block; and,

(b) calculating the  $V_{\text{A}}$  value from the  $V_{\text{B}}$  value, and outputting the  $V_{\text{A}}$  value for use as a

value representative of a circuit property of said logic level circuit,

7

U.S. Application No. 09/347,409

Attorney Docket No.: Q55026

wherein in process (a) the plurality of  $V_C$  values comprises exclusively a  $V_C$  value of a transistor connected directly to an input pin of the logic block and another  $V_C$  value a transistor connected directly to an output pin of the logic block.

9. (Currently Amended) A computer-readable medium incorporating a program of instructions for calculating a delay time of a signal passing through a logic level circuit which includes a plurality of logic blocks from pin-to-pin delay time, which is delay time of a signal passing between an input pin and an output pin of a logic block, and block-to-block delay time, which is delay time of a signal passing between two logic blocks connected to each other, the program configured to makeing a computer execute the following processes:

- (a) calculating the pin-to-pin delay time and the block-to-block delay time without calculating in aging caused by hot carrier effect;
- (b) calculating variations of signal delay times caused by aging, based on <u>transistor</u> property values <u>only</u> for the transistors <u>inside the logic block</u> connected directly to <u>one of</u> the input pin and the output pins of the logic blocks; and,
- (c) modifying the pin-to-pin delay time and the block-to-block delay time calculated in step (a) by the variations calculated in step (b), and outputting said modified values for use as values representative of circuit properties of said logic level circuit.

()

U.S. Application No. 09/347,409 Attorney Docket No.: Q55026

10. (Currently Amended) A computer-readable medium incorporating a program of instructions for calculating pin-to-pin delay time T<sub>iopath\_aged</sub>, which is delay time of a signal passing between an input pin and an output pin of a logic block, and block-to-block delay time T<sub>connect\_aged</sub>, which is delay time of a signal passing between said two logic blocks connected to each other by a computer, the program making a computer execute the following processes:

(a) calculating an amount of stress  $S_{in}$  cast by the input pin and an amount of stress  $S_{out}$  cast by the output pin according to the following expression:

$$S = \alpha \left(\frac{C}{W}\right)^{\beta}$$

where a load capacitance is represented by C [pF], constants depending on change of inputted waveform are represented by  $\alpha$  and  $\beta$ , and width of channel of the transistor connected to the pin is represented by W [ $\mu$ m];

(b) calculating an aged delay time of the input pin  $\delta_{in}$  [%] and an aged delay time  $\delta_{out}$  [%] according to the following expression:

$$\delta = \gamma \left( \frac{\tau Sf}{\varepsilon_1 e^{\kappa T}} \right)^{\frac{1}{\varepsilon_2}}$$

U.S. Application No. 09/347,409

Attorney Docket No.: Q55026

where that a constant depending on physical structure of the pin is represented by  $\gamma$ , the term of a guarantee of the LSI is represented by  $\tau$  [hour], constants depending on process are represented by  $\epsilon 1$ ,  $\epsilon 2$  and  $\kappa$ , working frequency is represented by f [Hz], and absolute temperature is represented by T [K];

(c) calculating and outputting for use as values representative of circuit properties of said logic level circuit the pin-to-pin delay time  $T_{\text{iopath\_aged}}$  and the block-to-block delay time  $T_{\text{connect aged}}$  according to the following expressions:

$$T_{iopath\_aged} = T_{iopath\_fresh} \left( 1 + \lambda_{in} \delta_{in} + \lambda_{out} \delta_{out} \right)$$

$$T_{connect\_aged} = T_{connect\_fresh} \left( 1 + \lambda_{out} \delta_{out} \right)$$

where pin-to-pin delay time and block-to-block delay time calculated ignoring aging caused by hot carrier effect are represented by  $T_{iopath\_fresh}$  [ps] and  $T_{connected\_fresh}$  [ps], and ratios of delay times <u>degradations</u> occurred at the input stage and the output stage to whole delay time occurred from the input pin to the output pin are represented by  $\lambda_{in}$  and  $\lambda_{out}$ , respectively.

11. (Previously Presented) A computer-readable medium incorporating a program of instructions for calculating a delay time occurred to a signal passing through a logic level circuit that consists of a plurality of logic blocks, the program making a computer execute the following processes:

U.S. Application No. 09/347,409 Attorney Docket No.: Q55026

- (a) calculating delay times of all said logic blocks according to the program as in claim 9; and,
- (b) calculating and outputting for use as a value representative of a circuit property of said logic level circuit the delay time of the logic level circuit from the result of step (a).
- 12. (Previously Presented) A computer-readable medium incorporating a program of instructions for calculating a delay time occurred to a signal passing through a logic level circuit that consists of a plurality of logic blocks, the program making a computer execute the following processes:
- (a) calculating delay times of all said logic blocks according to the program as in claim 10; and,
- (b) calculating and outputting for use as a value representative of a circuit property of said logic level circuit the delay time of the logic level circuit from the result of step (a).
- 13. (Currently Amended) A signal delay calculation system which calculates the delay time of a signal passing through a logic level circuit consisting of a plurality of logic blocks, the system comprising:

U.S. Application No. 09/347,409 Attorney Docket No.: Q55026

first calculation means for calculating value  $V_B$ , a property of a logic block constituting the logic level circuit, based on a plurality of numerical values  $V_C$ , each the  $V_C$  value representing a property of a transistor included in the logic block;

second calculation means for calculating a value  $V_A$  representing a signal delay property of a logic level circuit, from value  $V_B$ ; and

output means for outputting value VA,

wherein in the first calculation means, the plurality of  $V_C$  values includes exclusively a  $V_C$  value of a transistor connected directly to an input pin of the logic block and a  $V_C$  value of a transistor connected directly to an output pin of the logic block.

14. (Previously Presented) The system of claim 13, wherein  $V_A$  is an aging delay property of a logic level circuit.